hardware.F90

Go to the documentation of this file.

!! Copyright (C) 2008 X. Andrade, 2024. A Buccheri.
!!
!! This program is free software; you can redistribute it and/or modify
!! it under the terms of the GNU General Public License as published by
!! the Free Software Foundation; either version 2, or (at your option)
!! any later version.
!!
!! This program is distributed in the hope that it will be useful,
!! but WITHOUT ANY WARRANTY; without even the implied warranty of
!! MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
!! GNU General Public License for more details.
!!
!! You should have received a copy of the GNU General Public License
!! along with this program; if not, write to the Free Software
!! Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
!! 02110-1301, USA.
!!
module hardware_oct_m
 
  implicit none
  private
  public ::             &
    cpu_hardware,       &
    cache_t,            &
    hardware_t
 
  type cache_t
    integer :: size
    integer :: line_size
  end type cache_t
 
  interface cache_t
    module procedure cache_t_init
  end interface cache_t
 
  type hardware_t
    type(cache_t) :: l1
    type(cache_t) :: l2
    integer :: dblock_size
    integer :: zblock_size
  contains
    procedure :: init => hardware_init
  end type hardware_t
 
  ! Same as getting sizeof(a)
  integer, public, parameter :: sizeof_real64 = 8
 
  integer, public, parameter :: sizeof_complex64 = 16
 
  type(hardware_t) :: cpu_hardware
 
  type(cache_t), public :: default_l1
  type(cache_t), public :: default_l2
 
contains
 
  function cache_t_init(data_size, line_size) result(cache)
    type(cache_t) :: cache
    integer, intent(in) :: data_size
    integer, intent(in) :: line_size
 
    cache%size = data_size
    cache%line_size = line_size
 
  end function cache_t_init
 
 
  ! TODO(Alex) Issue 1013. Change hardware class to a free function, and make cache_t instance global.
  subroutine hardware_init(this, l1_cache, l2_cache)
    class(hardware_t), intent(inout) :: this
    type(cache_t), intent(in) :: l1_cache
    type(cache_t), intent(in) :: l2_cache
 
    integer, parameter :: cpu_default_states_per_block = 4
 
    this%l1 = l1_cache
    this%l2 = l2_cache
 
    this%dblock_size = this%l1%size / (cpu_default_states_per_block * sizeof_real64)
    this%dblock_size = this%dblock_size - mod(this%dblock_size, this%l1%line_size) - 2*this%l1%line_size
 
    this%zblock_size = this%l1%size / (cpu_default_states_per_block * sizeof_complex64)
    this%zblock_size = this%zblock_size - mod(this%zblock_size, this%l1%line_size) - 2*this%l1%line_size
 
  end subroutine hardware_init
 
 
end module hardware_oct_m
 
!! Local Variables:
!! mode: f90
!! coding: utf-8
!! End: